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Untangling the role of oxide in Ga-assisted growth of GaAs nanowires on Si substrates
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The influence of the oxide in Ga-assisted growth of GaAs nanowires on Si substrates is investi-
gated. Three different types of oxides with different structure and chemistry are considered. We
observe that the critical oxide thicknesses needed for achieving nanowire growth depends on the
nature of oxide and how it is processed. Additionally, we find that different growth conditions such
as temperature and Ga rate are needed for successful nanowire growth on different oxides. We
generalize the results in terms of the characteristics of the oxides such as surface roughness, stoi-
chiometry and thickness. These results constitute a step further towards the integration of GaAs
technology on the Si platform.
I. INTRODUCTION
The interest for semiconducting nanowires has con-
tinuously increased in the past decade because of their
wide range of possibilities both in applied and funda-
mental science.1–12 Within the range of possible applica-
tions III/V semiconductors are among the most promis-
ing materials. The small footprint of nanowires enables
the virtually defect-free integration of mismatched ma-
terials, which would not be possible in the thin film
form.13,14 Moreover, III-V nanowires can be obtained
on Si, providing a path for combining the III-V and
Si platforms. As nanowires start growing generally in
a single nucleation event followed by a layer-by-layer
mode, III-V nanowires grown on Silicon appear also free
from anti-phase boundaries otherwise often found in thin
film counterparts.15–17 One of the most successful ways
of growing nanowires is the vapor-liquid-solid method
(VLS) in which a liquid droplet (denominated as cata-
lyst) is used for the gathering and preferential decom-
position of growth precursors.18,19 Upon supersaturation
of this droplet, precipitation occurs at the interface with
the substrate in the form of nanowire. One of the most
successful catalysts used for VLS is gold. However, when
heating a Si substrate with gold on top, the gold droplets
incorporate a significant amount of Silicon by the forma-
tion of an eutectic. As a consequence, the growth of III-V
nanowires on Si using gold is quite more challenging than
on GaAs. Therefore, many groups working on the growth
of III-V nanowires on Silicon have looked for alternative
methods, including the selective area epitaxy and Ga-
assisted growth of GaAs nanowires.16,20–27 Since the first
self-catalyzed growth of GaAs nanowires was achieved,
the nature of the oxide has been an important parame-
ter in nanowire growth.28–30 To date, few reports show
successful growth without the presence of oxide on the
substrate surface.24,29,31 In all of these cases, there was
a non-negligible time lapse between substrate prepara-
tion and loading in the ultra-high-vacuum environment.
It is well established that Si surfaces naturally undergo
oxidation even at room temperature simply by exposing
them to air. The same oxidation process takes place also
in the case of Hydrogen passivated surfaces.32–34 As a
consequence, what is claimed as oxide-free surface might
not have been so. One should also note that most of
the works aiming at the understanding of the role of ox-
ide in the growth of GaAs nanowires by the Ga-assisted
method were mostly performed on GaAs substrates.35
It was observed that the oxide thickness plays a role in
achieving nanowires with an epitaxial relation with the
substrate or even achieving growth at all. Interestingly,
the reported “critical” thicknesses are significantly dif-
ferent depending on the preparation method of the ox-
ide: 5 nm for Hydrogen Silsesquioxane (HSQ) and 30nm
for sputtered oxide, for instance.35,36 In these works, the
existence of a critical oxide thickness on GaAs was ex-
plained by the opening of “craters” in the oxide, either
by the reaction of Ga with the substoichiometric oxide
and/or due to the desorption of As at GaAs surface tem-
peratures above 500◦C. To the best of our knowledge,
there are no reports on the role of oxide on Si substrates
in Ga-assisted growth of GaAs nanowires. One should
also note that different types of oxides have been used for
nanowire growth, but no direct comparison and detailed
characterization between different types of oxide has been
realized. Moreover, it is often observed in the commu-
nity that the optimized growth conditions for obtaining
GaAs nanowires can strongly fluctuate by changing wafer
batches and providers, despite identical nominal proper-
ties. In this work, we investigate the role of oxide in the
Ga-assisted growth of GaAs on Si substrates and pro-
vide a method for reproducible nanowire fabrication as
a function of the surface and oxide characteristics. The
different types of oxides are distinguished as a function
of stoichiometry, surface roughness, total thickness and
processing parameters.
II. EXPERIMENTAL DETAILS
GaAs nanowires have been grown by Ga-assisted self-
catalyzed method on Si(111) 2-inch wafers RCA treated
from Siltronix and Virginiatech (10 − 20 Ω · cm). The
growth was performed in a Molecular Beam Epitaxy ma-
chine (MBE) with solid state sources (DCA P600). Pre-
vious to growth and in order to ensure a clean surface,
all substrates were annealed at 600◦C in a separate UHV
2chamber; such a process is called “degassing”. The effect
of this step on oxide chemistry, thickness and roughness
is presented later on. After this step, samples were moved
to the growth chamber by robot arm, always in UHV.
The substrates were prepared with different types of
oxides: thermal, native and Hydrogen Silsesquioxane
(HSQ). Thermal oxide was produced by means of dry
oxidation in a Centrotherm furnace at 950◦C in a clean-
room environment. The native oxide was obtained by
natural exposure of the Si wafers to air. HSQ oxide was
obtained by spinning a HSQ:MIBK solution (XR-1541-
002, Dow Corning) at 6000 rpm and annealing them for
5 minutes at 180◦C for removal of the solvent. With-
out diluting the solution, the oxide thickness achieved
was of 28 − 30nm; by diluting it (1:4-1:8) thinner ox-
ides were obtained (8 − 4nm). The films were trans-
formed into Silicon dioxide by annealing them at 475◦C
in N2 atmosphere for 1 hour. The solutions were spun
on oxide-free Si wafers to avoid the presence of the na-
tive oxide. The oxide thickness was controlled by chem-
ical etching with a NH4F : HF (500 : 1) solution, cal-
ibrating the etching rate for every type of oxide used.
The oxide thickness was measured with spectroscopic el-
lipsometry (Sopra GES 5E) and confirmed by Atomic
Force Microscopy (AFM) on etched steps. Attenuated to-
tal reflection (ATR) IR spectroscopy (Jasco FT/IR 6300
with Pike MIRacle holder) was realized for the char-
acterization of the oxide stoichiometry, by scanning in
the 650 − 4000cm−1 range with 100 accumulation. Al-
though, since the intensity of the signal-to-noise ratio
above 1500cm−1 is extremely low, only the low range
(650 − 1500cm−1) is considered and reported. Finally,
AFM (Bruker) was also used for the determination of
the surface roughness. In the case of completely etched
oxides, the substrates were immersed in an isopropanol
bath immediately after etching, and then dried under
Nitrogen flow just before loading in the UHV environ-
ment. The conditions under which growths were per-
formed were the following: the substrate temperature
ranged between 580◦C and 660◦C; such values were mea-
sured by means of a calibrated pyrometer. The Ga rates
used were between 0.25A/s and 1.25A/s; as calibrated
on planar growth by means of Reflection High Energy
Electron Diffraction (RHEED). The As fluxes were from
2.5 ∗ 10−6torr to 4.9 ∗ 10−6torr; the flux was calibrated
by means of a beam flux monitor gauge. Scanning Elec-
tron Microscopy (SEM) was used for the morphological
characterization of the samples.
III. EXPERIMENTAL RESULTS
A. Chemical composition of the oxides
We start by listing and comparing the nature of the
various oxides used in this work. Thermal oxide is a
mostly stoichiometric oxide (SiO2),which can be pro-
duced by oxidation of Silicon at 800 − 1200◦C under a
TABLE I: Characteristic phononic modes of silicon oxide.
Phononic Mode Position (cm−1) Ref.
Si−O − Si 1107 [37–40]
TO SiO2 1000-1150 [41–43]
LO SiO2 1200-1250 [ 41–44]
controlled Oxygen flux; it exhibits low roughness (∼>
0.6nm).41,45–47 Native oxide is a thin layer of oxide
formed by the natural exposure of a Si wafer to air; it
follows the surface roughness of the Silicon substrate and
it grows monolayer by monolayer.32,34,48,49 The chem-
ical composition of native oxide depends on its thick-
ness. For thicknesses of few monolayers, it mainly con-
sists of Si − O − Si. The Oxygen content increases for
larger thicknesses, though it remains sub-stoichiometric
with respect to thermal oxide. HSQ oxide is obtained by
annealing a Hydrogen Silsesquioxane resin on a Silicon
wafer previously etched with HF. The thickness can be
tuned by the dilution of the resin solution and the spin-
ning rate.50,51 Annealing the HSQ resin at 450◦C trans-
forms the cage structure of HSQ monomer into a network,
whose chemical composition is SiOx with 1 < x < 2, de-
pending on the annealing temperature.50,51
The stoichiometry of Silicon oxides are often char-
acterized with Fourier Transform Infrared Spectroscopy
(FTIR). The main absorption bands characteristic of Sil-
icon oxides are the interstitial oxygen band (Si−O−Si),
centered at 1107cm−1,37–40 the transverse optical phonon
(TO) of SiO2 around 1000cm
−1,41–43 as well as the lon-
gitudinal optical phonon (LO) around 1250cm−1,41–44 as
reported in table I. Suboxides of the form SiOx with
1 ≤ x < 2 are characterized by an absorption band down-
shifted and broadened with respect to the TO SiO2. The
shift can be related to the stoichiometry in an approxi-
mate manner x → 1.43 Examples of ATR-FTIR spectra
obtained from the different oxides are shown in Fig. 1.
The Si−O−Si absorption band is observed for all the
oxides (thermal, native and HSQ), albeit with different
intensities. On the other hand the presence of additional
absorption band depends on the oxide type:
• Thermal oxide shows a clear LO−SiO2 positioned
at 1250cm−1, indicating it is stoichiometric oxide;
• HSQ oxide show a downshifted additional absorp-
tion band ( 1226cm−1), indicating it is substoichio-
metric oxide SiOxwith(1 ≤ x < 2);
43
• Native oxide does not show any additional absorp-
tion band.
Finally, in order to demonstrate that the interstitial
oxide is characteristic only of the Silicon - Silicon ox-
ide interface, the spectra of sputtered oxide on GaAs is
shown (see Fig. 1); the same result has been achieved
with HSQ on GaAs (see Supplementary Information).
No absorption band is observed at 1107cm−1, showing
that no interstitial oxide is present if the interface is
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FIG. 1: (Color Online) ATR FTIR spectroscopy of different
oxides. The peak at 1250cm−1corresponds to the LO mode
of SiO2, whereas the peak at 1107cm
−1 is related to the pres-
ence of interstitial oxide Si−O− Si. The TO mode of SiO2
is located around 1050cm−1. Thermal oxide is the only oxide
that shows TO and LO modes of SiO2. HSQ present a down-
shifted broad peak around 1200cm−1correspondent to non-
stoichiometric oxide SiOx with x < 2. All the oxides show
the interstitial oxide peak (1107cm−1) but not the sputtered
oxide on GaAs; this proof that Si − O − Si is peculiar of
Silicon-Silicon oxide interfaces. Similar result was obtained
with HSQ oxide on GaAs substrate (see Supplementary In-
formation).
GaAs - Silicon oxide. On the other hand a broad ab-
sorption is verified around 1226cm−1, characteristic of
sub-stoichiometric oxide. In the following, FTIR spectra
of substrates prior to growth are going to be used to un-
derstand the role of the surface chemistry on the growth
mechanisms of Ga-assisted growth of GaAs nanowires by
MBE.
B. Thermal Oxide
We start by the study of Ga-assisted growth of GaAs
nanowires on thermally oxidized Silicon substrates. We
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FIG. 2: (Color Online) Growth of GaAs nanowires on Si (111)
substrates covered by thermal oxide. The same substrate has
been etched with NH4F : HF (500:1) SEM micrographs of
GaAs nanowires growth attempt on (a) 24 nm, (b) 10nm and
(c) 1.5nm thick thermal oxide. In (d) growth without oxide
is reported. Growth has been performed simultaneously for
all the different oxide thicknesses. In (e) ATR-FTIR spec-
tra of thermal oxide with different thicknesses are reported.
By decreasing the oxide thickness the LO SiO2 is decreas-
ing in intensity, whereas the Si−O − Si remain unchanged.
Even at low thicknesses (∼ 1 − 2nm) the LO SiO2 could be
observed, showing that in thermal oxide the compositional
gradient from Si − O − Si to SiO2 is sharp. The scale-bar
corresponds to 1µm.
first show the effect of the oxide thickness. For this, we
prepared substrates with four different oxide thicknesses
(30 down to 0 nm) by a combination of optical lithogra-
phy and etching (see Supplementary Information). This
allowed us to investigate simultaneously several oxide
thicknesses under identical experimental conditions.
Fig. 2 shows SEM micrographs of substrates with vary-
ing oxide thicknesses after performing the same growth
process. The growth conditions were substrate tempera-
ture T = 600oC, Gallium rateGa = 1.25A/s and Arsenic
4beam flux pressureAs = 2.5∗10−6torr). Under these con-
ditions nanowire growth was observed only for an oxide
thickness between 1 and 2 nm ( Fig.2(c)). Similar thick-
ness selectivity results were obtained under other condi-
tions leading to nanowire growth. In the case of thicker
oxides, Ga droplets were observed on the surface (see Fig.
2(a)-(b)). For oxide-free Silicon surfaces, textured two-
dimensional growth was found (see Fig.2(d)). The ques-
tion here is what makes 1− 2nm thermal oxide so prone
for Ga-assisted nanowire growth. In order to shed some
light to this question the chemical composition and sur-
face roughness of the thermal oxide with different thick-
nesses were investigated. In Fig.2 (e) the ATR-FTIR
spectra of the thermal oxide for different thicknesses are
shown. It is interesting to note that the intensity of the
LO SiO2 is proportional to the thickness, while the inter-
stitial Si−O−Si mode exhibits the identical amplitude
for all thicknesses. This corroborate the interfacial na-
ture of the interstitial oxide Si − O − Si, as mentioned
in subsection IIIA. Additionally, for oxide thicknesses
around 1 − 2nm, the ATR-FTIR spectra is composed
only by the interstitial band. As reported by Muller et
al,47 at the interface with Silicon and for about 1 to 2
nm thermal oxide is composed mainly by Si − O − Si.
In accordance to our observation stoichiometric Silicon
dioxide appears only at larger thicknesses. Thus it seems
that interstitial oxide must be more prone to nucleation
of nanowires by the Ga-assisted method. The role of the
chemical nature of the surface for successful nanowire
growth will be further elaborated by examining growth
on oxides with different stoichiometry here below.
It must be borne in mind that prior to growth de-
gassing is performed; such a step might affect the surface
morphology and composition. Therefore oxide thickness
and surface roughness before and after degassing were in-
vestigated. The values are reported in Tab. II. While the
oxide thickness measured by spectroscopic ellipsometry
remains constant before and after annealing, the surface
roughness is reduced (from 3.4 to 1.3nm). The reduction
of surface roughness might come from minimization of
surface energy, and “glass” flow during degassing. After
having found the ideal oxide thickness for growth, we ex-
plore the parameter space for nanowire growth in terms
of temperature and fluxes. Fig. 3 shows the effect of the
substrate temperature on nanowire growth: by increas-
ing temperature from 590◦C to 610◦C (Fig. 3(a)-(b)) an
increase in nanowire density and yield of growth perpen-
dicular to the substrate is observed, coherently with what
reported by Krogstrup et al and Giang et al.28,52,53 By
further increasing the growth temperature to 625◦C the
nanowire density decreases (figure not reported). Sur-
prisingly, a further increase in the substrate temperature
results in a significant ratio of nanowires misoriented with
respect to the substrate normal (see Fig. 3 (c)).
The effect of Ga rate on the morphology of nanowires
is shown in Fig. 4. At low Ga rate (0.25A/s) nanowires
do not grow (Fig. 4(a)). When the rate is increased up to
0.5−0.7A/s, growth is achieved (see Fig. 4(b)). A further
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FIG. 3: (Color Online) SEM micrographs of GaAs growth on
Si(111) substrate covered with 1− 2nm thick thermal oxide.
The growth conditions were with identical Ga rate and As
flux ( Ga = 0.75A/s, As = 3.9∗10−6torr ), but different sub-
strate temperature (increasing from left to right). At 590◦C
nanowires growth is achieved, but with low yield and para-
sitic growth. By increasing temperature to 610◦C the yield
is increased; the same trend is observed up to 625◦C (figure
not reported). A further increase of temperature up to 640◦C
show a complete loss of nanowire orientation. The scale-bar
corresponds to 1µm.
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FIG. 4: (Color Online) SEM micrographs of GaAs growth on
Si(111) substrate covered with thermal oxide. The growth
conditions were with identical substrate temperature and As
flux (T = 630◦C, As = 2.5 ∗ 10−6torr), but different Ga
rate (increasing from left to right). At low Ga rate (0.25A/s)
no nanowire growth is achieved (a). By increasing the rate
to 0.5A/s nanowires are obtained, together with parasitic
growth (b). Further increase in Ga rate led to an increase
of the vertical yield, together with a further increase of para-
sitic growth. The scale-bar correspond to 1µm.
increase of Ga rate results in an increase of nanowire
density together with the occurrence of parasitic growth
(Fig. 4(c)).
We would like to add a comment on the etching process
of oxidized silicon wafers for obtaining a thin thermal
oxide. Even though the wet etching process was realized
in a controlled manner, it happens to be inhomogeneous
across the wafer. In order to obtain a better homogeneity
across the sample, we started with wafers with a thinner
thermal oxide (e.g. 5nm instead of 30nm). This results
in a much better homogeneity across the sample.
5TABLE II: Thickness and roughness of different types of oxides before and after the pre-growth annealing of 2 hours. The
measurements have been performed first by ellipsometry, and then confirmed by cross-section TEM.
Oxide Type Annealing (oC)
Thickness (nm) Roughness RMS (nm)
Before After Before After
Native Oxide (Virginia) 600 0.9±0.6 0.8±0.6 0.3±0.5 0.5±0.5
Native Oxide (Siltronix) 600 2.3±0.6 2.1±0.6 0.8±0.5 5.3±0.5
Thermal Oxide 600 1.4±0.6 1.2±0.6 3.4±0.5 1.3±0.5
HSQ Etched 400 9.4±0.9 8.8±0.9 1.1±0.5 3.1±0.5
HSQ As Spun 400 8.1±0.6 8.1±0.6 3.6±0.5 1.2±0.5
C. Native Oxide
We turn now our attention towards the growth on Sili-
con substrates presenting only a native oxide. As the na-
tive oxide thickness is in the order of few nanometer,34,48
we did not perform any study on the ideal native oxide
thickness. We just kept the factors affecting the thickness
constant: doping concentration, surface cleaning pro-
cess and surface orientation.48 For this reason we used
and compared (111) Si substrates with the same nomi-
nal resistivity, but delivered from two different providers.
Nanowire growth was obtained for both types of wafers
but in very different growth conditions. As an example,
in Fig. 5 we show SEM images from two growths per-
formed under identical conditions (T = 610oC, Ga =
0.5A/s, As = 2.5 ∗ 10−6torr), but on Si wafers from
two different providers ((a) Virginiatech and (b) Sil-
tronix). A dense array of nanowires is obtained on Sil-
tronix wafers (see Fig. 5(b)), while an extremely low
density of nanowires is observed on the Virginiatech (see
Fig. 5(a)). By comparing the ATR-FTIR spectra of both
wafers (5 (c)) we observe a stronger presence of intersti-
tial Si−O−Si oxide in the case of Siltronix (see Fig. 5).
We also find that this native oxide is slightly thicker and
rougher (see Tab. II): 2.3 versus 0.9nm for the thickness
and 0.9 versus 0.3nm for the roughness.
In order to understand whether nanowire growth
was possible for wafers exhibiting a smaller amount of
interstitial oxide (Virginiatech), we varied extensively
the growth parameters. We varied both Ga rate and
substrate temperature respectively from 0.3A/s to
1A/s, and from 600◦C to 660◦C. The results obtained
are shown in Figure 6: at low Ga flux and substrate
temperatures ((a)-(b)) no growth of vertical wires is
observed. On the other hand the higher the Ga flux
((c)-(e)-(g)), the more material is deposited on the
surface, resulting in growth of nanowires of various
orientations and polycrystalline parasitic layer. By
increasing the temperature, the density of nanowires
growing perpendicularly to the surface increases sig-
nificantly ((g)-(h)-(i)), regardless the low V/III ratio.
Growths at temperature above 640◦C were also at-
tempted, but no nanowires were observed. Increasing
substrate temperature the occurrence of parasitic growth
decreases (see Fig. 6 (g)-(h)-(i), or (e)-(f)). This effect,
coupled with an increase of Ga rate led to successful
nanowire growth.
It must be said that for native oxide we did not observe
any variation in the oxide thickness nor chemical compo-
sition by degassing (see Tab. II). However, in the case of
Siltronix Si wafers the surface roughness increased from
0.8 to 5.3nm.
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FIG. 5: (Color Online) Native oxide grown on wafers of differ-
ent providers (Siltronix, Virginiatech) with same doping con-
centration and same surface treatment (RCA). Growth has
been performed with same process parameters (T = 610oC,
Ga = 0.5A/s, As = 2.5 ∗ 10−6torr), and in the case of Vir-
giniatech no growth was achieved (a), whereas in the case of
Siltronix growth was achieved (b). (c) ATR-FTIR spectra
of Siltronix and Virginiatech native oxides. Siltronix shows
stronger absorption band of Si − O − Si compared to Vir-
giniatech at comparable thickness and roughness (see Tab.
II).The scale-bar corresponds to 2µm.
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FIG. 6: (Color Online) SEM micrographs of GaAs nanowires
grown on Virginiatech wafers covered with native oxide. The
As pressure used in all the growths shown is constant at
2.5 ∗ 10−6torr. By moving from bottom to top Ga flux in-
creases, whereas from left to right the substrate temperature
increases. At low Ga flux and substrate temperatures (a)-(b)
low material deposition is observed. On the other hand the
higher the Ga flux (c)-(e)-(g), the more material is deposited
on the surface, producing nanowires of various orientations
and polycrystalline parasitic growth. If also the temperature
is increased the density of vertical NWs strongly increases
(g)-(h)-(i), regardless the low V/III ratio. Growth at temper-
ature above 640◦C was also attempted, but no growth was
observed anymore. The scale-bar corresponds to 2µm.
D. HSQ Oxide
Finally, we looked at the nanowire growth on Silicon
substrates covered with HSQ. We started our study by
optimizing the oxide thickness. Substrates with four
different oxide’ thicknesses on the same wafer were
prepared (details on the method are provided in Supple-
mentary Information). Several growths were performed
at the same time on oxide thicknesses ranging from
2nm up to 24nm. A degassing temperature of 400◦C
was used in the case of HSQ oxides, since no growth
was achieved with 600◦C. We suspect that degassing at
higher temperature lead to the formation of a compact
oxide that does not allow nucleation.
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FIG. 7: (Color Online) Growth of GaAs nanowires on Si (111)
substrates covered with HSQ oxide. Thickness was controlled
by etching down the oxide with NH4F : HF diluted 500 : 1.
In (a)-(b)-(c) and (d) the SEM micrographs show the growth
attempts on respectively 19 − 15 − 8 and 5nm oxide thick-
nesses. Only in the latter case growth was performed suc-
cessfully; the growth conditions were substrate temperature
595◦C, Ga rate of 1A/s and As flux of 2.5 ∗ 10−6torr. (e)
ATR-FTIR spectra of HSQ oxide with different thicknesses:
the absorption band of SiOx decreases in intensity by decreas-
ing oxide thickness. On the other hand the absorption band
of Si−O− Si does not decrease in intensity, showing that it
is related to the Silicon-Silicon oxide interface.The scale-bar
corresponds to 2µm.
The result of this investigation is reported in Fig.7:
(a)-(b)-(c) and (d) correspond respectively to oxide thick-
nesses of 19−15−8 and 5nm. Growth was performed at
a substrate temperature of 595◦C, Ga rate of 1A/s and
As flux of 2.5 ∗ 10−6torr. Here, the critical thickness for
nanowire growth is higher than in the case of thermal ox-
ide, and comparable to what has been reported for HSQ
on GaAs.54 Growth of nanowires was observed only when
the thickness of the oxide was below 5− 6nm, as shown
in 7 (d). In Fig. 7 (e) the ATR-FTIR spectra of the HSQ
oxide for different thicknesses are shown. The intensity
7of the LO SiOx decreases with the thickness, while the
spectral position is maintained. As in the case of ther-
mal oxide, we observe that the interstitial Si − O − Si
mode is maintained in intensity, corroborating the inter-
facial nature of interstitial oxide. Additionally, for oxide
thicknesses of about 4nm, the ATR-FTIR spectra exhibit
mainly the interstitial band, and the LO SiOx is shifted.
This means that the composition of HSQ is not homoge-
neous across the thickness.43,50,51 The oxide reduced to a
thickness of about 5− 6nm is formed mainly by intersti-
tial oxide Si−O − Si with a scarce proportion of SiOx,
since most of the SiOx has been etched away. In order
to understand if the thickness is the only determining
parameter for growth on HSQ oxide, we prepared differ-
ent HSQ layers with the same thickness but by different
processing:
• We spun HSQ from a MIBK diluted solution (1:8)
to form directly the desired thickness and avoid
etching. This type of sample will be called “as
spun”(see Fig. 8 (a)).
• We spun HSQ from non-diluted solution, and
etched it down to the desired thickness by means
of wet etch with NH4F : HF 500 : 1. In the fol-
lowing, this type of sample will be called “etched
down”(see Fig. 8. (b)).
In order to understand the different behavior of the
HSQ, oxide thickness, roughness and chemical composi-
tion were measured before and after the pre-growth an-
nealing(see Tab. II). In fact the substrates prepared in
two different manner evolve in an opposite way. While
the HSQ etched down shows a reduced thickness and in-
creased roughness upon annealing, the other oxide keep
constant the thickness and become smoother. The chem-
ical composition is observed to be identical for both the
etched and as spun oxides, being unchanged before and
after the pre-growth annealing (see Fig. 8 (c)).
IV. DISCUSSION
In this section we discuss the results concerning the
success and/or optimal nanowire growth conditions as
a function of the oxide chemistry (stoichiometry) and
surface roughness. Oxide chemistry range from a com-
position of SiO2 in the case of thermal oxide, SiOx
(1 < x < 2) for HSQ, down to SiO0.5 in the case of inter-
stitial oxide. Therefore the overall range of composition
can be described by SiOx with x ranging from 0 to 2.
For simplicity sake, we start considering the two extreme
cases: growth on stoichiometric SiO2 (x = 2) and growth
on an oxide-free silicon (x = 0). In fact, in both cases
no successful GaAs nanowire growth was obtained in any
of the conditions used. Nanowire growth could only be
achieved when the thermal oxide was around 2nm thick.
As shown by the FTIR study, at this thickness the ox-
ide is not stoichiometric SiO2. This sets some kind of
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FIG. 8: (Color Online) HSQ oxide SEM micrographs of the
growth attempts on oxide prepared by (a) direct dilution,
called “as spun,” or (b) etch from a more concentrated solu-
tion, called “etched”. Nanowires growth was successful only
in the case of the etched HSQ. In (c) is shown the evolution
of the ATR-FTIR spectra before and after the annealing step
previous to growth: in the case of the as spun no variation is
observed, whereas in the case of the etched a decrease of inten-
sity of the absorption bands of LO SiO2 and of Si− O − Si
was observed. Such a decrease observed in the IR spectra
is supported by an observed decrease in oxide thickness (see
Tab. II).
“boundary conditions” for the growth of self-catalyzed
GaAs nanowires on Si substrates (see Fig. 10). In or-
der to achieve growth, a sub-stoichiometric silicon oxide
is needed (SiOx with 0 < x < 2). The exact nature of
this sub-stoichiometric oxide has also a direct effect on
the growth conditions needed for growth: for example,
in the case of interstitial oxide Si − O − Si (x = 0.5)
growth of GaAs nanowires was always observed. A cor-
relation between the interstitial oxide content regardless
of the oxide and the conditions to achieve growth was
found. The lower the Si − O − Si content, the higher
the substrate temperature and Ga rate were needed to
achieve growth (see Fig. 9). As an example, in the case
of Virginiatech Si wafers, (see Fig. 9(a)) the presence of
interstitial oxide was weakest. The conditions to achieve
growth were of Ga = 1A/s and Tsub = 640
◦C. Thermal
oxide presented the second lowest Si − O − Si content
(see Fig. 9(b)). Growth was achieved with Ga = 0.7A/s
and Tsub = 630
◦C. HSQ has a stronger Si − O − Si
absorption band compared to thermal oxide, and the
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FIG. 9: (Color Online) GaAs nanowires growth on Si (111)
with different Silicon oxides. SEM micrographs of (a) native
oxide (Virginiatech), (b) thermal oxide, (c) HSQ oxide and
(d) native oxide (Siltronix) are reported. In (e) the ATR-
FTIR spectra of the different oxides are shown: native oxide
(Virginiatech) is the oxide that shows lower interstitial ox-
ide absorption band, then thermal, HSQ and native oxide
(Siltronix) show progressively higher content.The conditions
to achieve growth on the different oxides were observed to
be different: in the case of native oxide (Virginiatech) the
conditions were Ga = 1A/s and Tsub = 640
◦C, for ther-
mal oxide Ga = 0.7A/s and Tsub = 630
◦C, for HSQ were
Ga = 0.5A/s and Tsub = 610
◦C and native oxide (Siltronix)
were Ga = 0.2A/s and Tsub = 610
◦C. A correlation be-
tween interstitial oxide presence and growth conditions was
observed: the lower the content of interstitial oxide, the higher
the Ga rate and substrate temperature. The scale-bars cor-
respond to 2µm.
conditions for successful growth were Ga = 0.5A/s and
Tsub = 610
◦C (see Fig. 9(c)). The oxide that showed
stronger interstitial oxide absorption band was native ox-
ide was the Siltronix Si wafer. In this case, growth was
achieved with even lower Ga rate and substrate temper-
ature (Ga = 0.27A/s and Tsub = 610
◦C), as shown in
FIG. 10: (Color Online) SEM micrographs of GaAs growth on
Si(111) substrate covered with thermal oxide thickness range:
in (a) from right to left oxide thickness goes from 0nm to
5nm. If thickness is homogeneous around 5nm (b) no growth
could be achieved. On the other hand by decreasing oxide
thickness vertical and tilted nanowires start to appear. (c)
When thickness is lowered even more, only vertical nanowires
appear, until only two dimensional growth is observed.
Fig. 9(d). On the other hand in the case of sub-oxides
SiOx (1 < x < 2) nanowire growth was possible, but
strongly dependent on surface roughness: only higher
surface roughness (> 3nm) lead to nanowire growth(see
Fig.8).
Finally, our results raise new questions which should be
addressed for a better understanding of the Ga-assisted
growth of GaAs nanowires on silicon: a) what is the role
of Si−O−Si in the nucleation of nanowires? Why does
SiO2 not work in the same manner? b) what is the role of
surface roughness in the nucleation of nanowires? c) why
do growth conditions must be tuned to high Ga rates
when the surface roughness is low? We believe several
elements should be considered: interstitial oxide might
just be more likely to react with Ga impinging on the
surface, reaction points being pinning sites for the nucle-
ation of a Ga droplet leading to growth. Surface rough-
ness might play also a role in the pinning of Ga droplets
and precipitation of GaAs from the Ga droplet. Still,
more studies need to be performed to confirm this and
provide further understanding on the microscopic model
of nanowire growth.
V. CONCLUSIONS
In conclusion, we have shown that the nature of oxide is
a key parameter for obtaining successful GaAs nanowire
growth on Si substrates by the Gallium-assisted method.
We show that interstitial oxide Si−O−Si is very favor-
able to nanowire growth. The process window is related
to the amount of oxide, the amount of Si−O−Si content
9being directly linked to the Ga rate and substrate tem-
perature needed. By increasing the Oxygen content, the
process window is decreased and depends strongly on the
surface roughness. In agreement with all this, we found
different critical thicknesses of the oxide for successful
nanowire growth: 1− 2nm for thermal and native oxide,
5−6nm for HSQ. Finally, we could not obtain growth on
stoichiometric SiO2, or in the complete absence of oxide
(see Fig. 10). This work opens new perspectives for the
reproducible integration of GaAs nanowires on silicon.
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